CS302

Quiz No.4 Jan 2026

VU Zone | Iqra Azhar Official

Our Services

- LMS Handling (All Subjects)
- Assignments (All Subjects)
- Quizzes & GDBs (All Subjects)
- Lecture Views Assistance
- Online Book Shop
- Seminar
- Project Handling (All Types of Projects - CS, Management, English, Math, and more)
- Internship /Organizational Reports (All Fields)
- Web/App Development for Other Shops / Businesses

90% To 100% Marks

Click Here: IQRA AZHAR +923305516507,

Arslan Asghar +923032046086

1. Divide-by-160 counter is achieved by using:

- A) DIV 16 and DIV 32
- B) Flip-Flop and DIV 10
- C) Flip-Flop and DIV 16
- D) DIV 16 and DIV 10 Correct

2. Assume a J-K flip-flop has 1s on the J and K inputs. The next clock pulse will cause the output to:

- A) Toggle Correct
- B) Latch
- C) Set
- D) Reset

3. The next state of a sequential circuit depends on:

- A) External Inputs
- B) Previous State
- C) Next State
- D) Present State Correct

4. With a 100 KHz clock frequency, eight bits can be serially entered

VU ZONE WITH IQRA AZHAR

into a shift register in:

- A) 80 milliseconds
- B) 10 microseconds
- C) 8 microseconds
- D) 80 microseconds Correct

5. To implement the counter using S-R flip-flops instead of J-K flip-flops, the _____ transition table is used:

- A) Next State Correct
- B) S-R
- C) J-K
- D) None of above

6. In the keyboard encoder, how many times per second does the ring counter scan the keyboard?

- A) 600 scans/second Correct
- B) 650 scans/second
- C) 700 scans/second
- D) 625 scans/second

VU ZONE WITH IQRA AZHAR

7. The duration for which the elevator doors are opened, and remain open, and time it takes for the elevator to move from one floor to the next can be determined by a/an:

- A) Clock Signal Correct
- B) Input Signal
- C) Output Signal
- D) None of the given options

8. A flip-flop is presently in SET state and must remain SET on the next clock pulse. What must J and K be?

- A) J = 1, K = X (Don't care)
- B) J = X (Don't care), K = 0 Correct
- C) J = 1, K = 0
- D) J = 0, K = X (Don't care)

9. Three cascaded modulus-10 counters have an overall modulus of:

- A) 10000
- B) 30
- C) 100

VU ZONE WITH IQRA AZHAR

- D) 1000 Correct

10. A 4-bit binary up/down counter is in the binary state of zero. The next state in the UP mode is:

- A) 1110
- B) 0001 Correct
- C) 1111
- D) 1000

VU ZONE WITH IQRA AZHAR

PROFESSIONAL ONLINE ACADEMY BY IQRA AZHAR

Academic Support • LMS Handling • Assignments • Quizzes • Projects

Visit My YouTube Channel for Important Files, Subjective Solutions, Assignment Solutions, and GDB Solutions

Click Here: VU ZONE WITH IQRA AZHAR

Join Our WhatsApp Community

Click Here: VU Zone | Iqra Azhar Official

Contact Number (Phone / WhatsApp)

Click Here: +923305516507, +923032046086

THANK YOU

For more help, contact us on WhatsApp at +923305516507, +923032046086

VU ZONE WITH IQRA AZHAR